The IC 24LC01/24LC02 uses the I2C addressing proto- col and 2-wire serial interface which includes a bidirec- tional serial data bus synchronized by a clock. Microchip 24LC02 EEPROM are available at Mouser Electronics. Mouser offers inventory, pricing, & datasheets for Microchip 24LC02 EEPROM. Description, Bit/Bit Serial EePROM Write Protect Memory Chips. Company, Pronics. Datasheet, Download 24LC02 datasheet. Quote. Find where to.
|Published (Last):||16 September 2007|
|PDF File Size:||2.14 Mb|
|ePub File Size:||18.74 Mb|
|Price:||Free* [*Free Regsitration Required]|
Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability. After this period the first clock pulse is generated. Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete this feature can be used to maximize bus throughput.
Instead, after the EEPROM ac- knowledges the receipt of the first data word, the microcontroller can transmit up 24lc0 seven more data words. Data Input Setup Time. The SDA pin is bidirectional for serial data transfer. Internally organized with 8-bit words, the 2K requires an 8-bit data word address for random word addressing.
If the device is still busy with the. A read operation is initi- ated if this bit is high and a write operation is initiated if this bit is low.
A write operation requires an 8-bit data word address following the device address word and acknowledgment. If not, the chip will return to a standby state. Input Capacitance See Note. Serial clock data input.
The pin is open-drain driven and may be wired-OR with any number of other open-drain or open collector devices. Partial page write allowed. Clock and data transition.
The microcontroller must terminate the page write sequence with a stop condition. Once the stop condition for a write command has been issued from the master, the device initiates the internally timed write cycle. During data transfer, the data line must remain stable whenever the clock line is datwsheet. After receiving the 8-bit data word, the EEPROM will output a zero and the address- ing device, such as a microcontroller, must terminate the write sequence with a stop con- dition.
These are stress ratings only. Search field Part name Part description. The device is optimized for use in many industrial and com.
Stresses exceeding the range specified under “Absolute Maxi. Data transfer may be initiated only when the. Data Input Hold Time.
24LC02 (HOLTEK) PDF技术资料下载 24LC02 供应信息 IC Datasheet 数据表 (4/8 页)
Output Valid from Clock. Upon receipt of this ad- dress, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. Characteristics Functional Description Timing Diagrams. A page write is initiated the same as byte write, but the microcontroller does not send a stop condition after the first data word is clocked in.
These three bits must compare to their corresponding hard-wired input pins. Write operation with built-in timer. The device address word consist of a mandatory one, zero sequence for the first four most significant bits refer to the diagram show- ing the Device Address. ACK polling can be initiated immediately. For relative timing, refer to timing diagrams.
Output Capacitance See Note.
24LC02 (Holtek) – 1K/2K 2-Wire CMOS Serial EEPROM | eet
This happens during the ninth clock cycle. Hardware controlled write protection. Time in which the bus must be free before a new transmission can eatasheet. Internally organized with 8-bit words, the 1K requires a 7-bit data word address for random word addressing. Commerical temperature range 0.
The higher data word address bits are not incremented, re- taining the memory page row location refer to Page write timing.